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A simple-methodology to $qdy the origin of drain to source punchthrough leakage current will be presented.-Ttlt leclpigue is base4 on a capacitance model which allows-the approximation of the depth at which the drain current flows for various bias conditions. The model lias been verified using two dimensional device simulations. The methodology is demonstrated on a deep submicron n-channel MOSFET. The technique is relatively simple and requires only DC measurements. dl-n(Ids/dVg CglCb = (1) dl-n(Ids)/dVb Through the use of simple geometric expressions the capacitance ratio can be express as td-tl Cg/Cb=-- (Z) tl -3tox ryIere td, tl, and tox are dimensions defined in figure 5.
The factor of three multipling the tox dimension is the ratio of the relative dielectric constants of silicon and silicon dioxide. This series of equations can be used to give an approximation of the depth at which the drain current flows if values of tox and td are known.
Results
Two dimensional simulations were used to veriff t\ cqnacltance coupling model. The CglCb ratio was calculated using equation 2 andsimulaied currents. In order to design and analyze submicrbn devic6s the nature and location of the leakage current, whether bulk or surface, must be known. Although subthreshold leakage current has been studied by a number of authors fl-41, no_simple method for analyCis has yet been presented. It is the purpose of this paper to describe a simple method for analyzing punchthrough current.
Discussion
The minimum usable channel length of a CMOS technologyis usually determined by the drain leakage current !t Vg=Q volts and Vd=Vcc (figure 1 
